I. INTRODUCTION
Once increasing the number of gates results in stronger immunity against short channel effects due to higher electrostatic coupling, triple gate (3G) and Gate-All-Around (GAA) MOSFETs attracted the interest of both scientific community and semiconductor industry [1] - [3] . Multiple gate MOSFETs with nanoscale silicon thickness and fin width, also called nanowires, have shown great performance and scalability, turning into one of the best candidates for future technological nodes [2] , [4] . In these devices the silicon film thickness and the fin width are of the same order of magnitude.
The use of carrier mobility boosters, such as the implementation of different materials, mechanical stress and rotated substrates, demonstrated to be an important ally to the continuity of the CMOS roadmap, so multiple gate MOSFETs would be able to fulfill higher drive current requests imposed by the International Technology Roadmap for Semiconductors (ITRS) . While the use of compressive and tensile stress can enhance holes and electrons mobility, respectively [5] , [100]-orientated channel can boost n-type NWs current due to higher electrons mobility along (100) sidewalls [6] .
Thanks to advances on tridimensional integration process, vertically stacked nanowires have been fabricated to increase the on-state current by footprint (ION/WFIN) due to higher device aspect ratio, once the overall channel width (Weff) is proportional to the number of beams [7] - [9] . On the other hand, stacking nanowires makes the reduction of intrinsic parasitic capacitances one of the main challenges to the implementation of such transistors.
Recently, vertically stacked p-type NW MOSFETs have been fabricated combining inner spacers and SiGe source/drain for the first time. This innovative structure aims to contribute for alleviating two problems at the same time, reducing the intrinsic parasitic capacitances and boosting carriers' mobility [9] . In this work, a systematic electrical characterization of these advanced transistors is presented, deepen and expanding the preliminary results of [10] and their interpretation.
Precise EOT extraction is crucial to allow further investigations of any new technology, because EOT consists on an important parameter that defines the structure and it is required in different methodologies of electrical characterization, such as Y-function method [10] . Although wide-planar transistors (WFIN on the order of micrometers) are adequate test structures to extract EOT due to big channel area, such devices are not available as stacked nanowires because limitations during the selective etching step reveals remaining SiGe along the channel of wide stacked MOSFETs. Moreover, using standard fitting procedures of expressions that depend on the Weff may lead to significant errors in EOT because of imprecisions on determining the real Weff of experimental narrow NWs. To overcome these problems, a different approach to extract EOT is presented, based on capacitance measurements, and the results are confirmed by tridimensional numerical simulations.
The Shift and Ratio Method (S&R) was developed and modified in literature to extract the effective physical values for either the channel length or the fin width [11] , [12] after the device fabrication. Although the method has been already applied to multiple gate transistors, its implementation considered constant mobility and used planar transistors (WFIN up to 10 µm) as reference devices.
Applying S&R to extract the fin width of aggressive scaled nanowires without using wide-planar transistors as reference requires a modified systematic procedure, which is also proposed in this work.
Performance and transport characteristics are discussed through ION/IOFF behavior, threshold voltage (VTH), subthreshold slope (SS), DIBL, series resistance (RS) and effective mobility (µeff). The discussion on the performance of the fabricated stacked NWs is taken as a function of both fin width and channel length, for NWs orientated along [110] and [100] directions.
The paper is organized as follows: Section II details the devices characteristics. Section III presents the proposed modifications on EOT (Section III-A) and Shift and Ratio (Section III-B) methods, followed by the extracted mentioned electrical (section III-C) and transport (Section III-D) characteristics.
Finally, the conclusions of this work are pointed out in Section IV.
II. DEVICES DESCRIPTION
Vertically stacked p-type nanowires MOSFETs with two levels (also called beams) have been fabricated at CEA-LETI, starting from Silicon-On-Insulator (SOI) wafers with 145 nm buried oxide thickness and using a replacement metal gate (RMG) process. Transmission Electron Microscopy (TEM) images of the studied stacked NWs cross section (a) and the longitudinal section (b) are presented in 
Ti
Step 4-5. 
III. RESULTS AND DISCUSSION

A. EOT extraction
In order to extract the EOT obtained from the gate stack deposition process, C-V measurements were performed in stacked NWs with different WFIN and same long L. To overcome the limitation on EOT extraction imposed by the absence of wide stacked NWs, we developed an alternative procedure as follows. By taking the difference between the capacitance of two adjacent transistors with different fin width, CGC,1 and CGC,2, as indicated in Figure 2 , the following expression to the differential gate to channel capacitance per unit of area (CGC ' ) can be obtained:
It is important to note that CGC ' does not dependent on Weff (calculated by 4tSi + 3WFIN)¸ but on ∆W, which is equal to the difference between the fin width masks, WFIN,mask,2 -WFIN,mask,1, and consists in a more reliable parameter, since systematic mismatches between the top and bottom levels and between the mask and real fin widths are suppressed.
The experimental results of CGC ' have been fitted to modelled curves obtained from a 2D
Poisson-Schrödinger solver considering quantum confinement effects for fully depleted SOI layers [13] , [14] . Fitting procedure has been carried out by comparing measured CGC ' values at high gate voltage overdrive (VGT = VGS -VTH) to modelled curves to obtain EOT that leads to the best adjustment. Figure 3 presents CGC ' as a function of the gate voltage overdrive for stacked NWs with L = 100 nm and ΔW = 50 nm, where the extracted EOT is equal to 1.15 ± 0.1 nm. It is important to mention that the presented methodology can be applied as described in cases where VTH mismatches are observed between the two transistors, because CGC,1 and CGC,2 are taken at the same VGT to minimize the effect of VTH differences. 
B. Modified Shift and Ratio method
In this section we present a new approach to implement S&R, taking into account the mobility degradation with VGS, which may vary significantly among the nanowires. Moreover, the proposed procedure considers all devices as reference, after analyzing two transistors per time, using the difference among the fin width masks to obtain the final mismatch between mask and real fin widths.
Starting from the basic drain current equation at linear regime, if µeff is function of VGS, IDS(VGS)
is given by
The derivative of the total resistance (S) and the total resistance (RT) are given by (3) and (4), respectively.
From (2), (3) and (4), S can be written as
where COX is the gate oxide capacitance and VTH is the threshold voltage. The ratio of the derivative of the total resistance between two devices, discerned by indexes "0"
and "i", is
where δ indicates that VGS of the device with index "i" must be shifted in VTH,0 -VTH,i [11] .
S0(VGS) and Si(VGS -δ) are obtained from the experimental IDS(VGS) curves, through (3), after series resistance correction, and then compared to (6) . The experimental IDS can be corrected by the usual
where IDS,c indicates IDS after series resistance correction and RS can be extracted through different methods. The series resistance of the studied stacked nanowires and the method used for extraction are shown in section D.
After (6), the ratio between the effective channel widths of devices "i" and "0", Weff,i/Weff,0, is obtained. To improve the accuracy of the extraction, each studied stacked nanowire, indexed by "i", is compared to several others, indexed by "0", i. e. different reference devices are considered. Figure 4 shows the extracted Weff,i/Weff,0 as a function of the fin width mask of the studied device (WFIN,mask,i), for stacked NWs with L = 100 nm, taking three different NWs as references, WFIN,mask,0 = 10, 40 and 60 nm.
Note that Weff,i/Weff,0 is equal to 1 when WFIN,mask,i = WFIN,mask,0. 
A systematical procedure to extract WFIN through (9) is then applied. Two devices are analyzed per time, until all NWs are compared among them and considered both WFIN,mask,i and WFIN,mask,0.
Moreover, samples with the same fin width mask are studied in different dies and plotted as a function of the fin width mask, as indicated in Figure 5 . A constant mismatch is considered for all WFIN, as expected after process fabrication, once all the silicon fins are defined after the same etching step. Finally, from the analysis of the obtained results, an average mismatch of 5 nm is observed in the real physical WFIN, in respect to the mask values, as highlighted by the dashed line in Figure 5 .
In order to confirm the extracted results of EOT and fin width mismatch, tridimensional numerical simulations were performed using Sentaurus Device Simulator, from Synopsys [15] .
Simulations were carried out with quantum effects and the structures were generated through Sentaurus
Process, from Synopsys [16] . The overall behavior of all parameters (VTH, SS and DIBL) varying both WFIN and L should be similar between vertically stacked nanowires and GAA devices, since the studied NWs are narrow, the Ω-shaped level may induce significant gate control in the bottom surface channel, presenting similar behavior to GAA MOSFETs. Optimized vertically stacked structures would be able to deliver not only high drain current levels due to wide Weff, but also better results for SCE than FinFET-like devices with similar dimensions for WFIN and thicker silicon thickness, once the sum of Ω-shaped bottom level and GAA top level provide better electrostatic coupling improvements for short channel transistors. After correcting the series resistance effect in the I-V characteristics using (7), a study of the effective holes mobility was performed. Figure 13 shows eff as a function of the inversion carrier density 
D. Transport parameters extraction
